"Boosting Microprocessor Efficiency: Circuit- and Workload-Aware Assessment ..."

Ioannis Tsiokanos et al. (2021)

> Home

Details and statistics

DOI: 10.1109/IISWC53511.2021.00022

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iiswc/TsiokanosPGK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iiswc/TsiokanosPGK21
Ioannis Tsiokanos, George Papadimitriou, Dimitris Gizopoulos, Georgios Karakonstantis:
Boosting Microprocessor Efficiency: Circuit- and Workload-Aware Assessment of Timing Errors. IISWC 2021: 125-137

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.