Stop the war!
Остановите войну!
for scientists:
default search action
"DSSA: Dual-Side Sparse Systolic Array Architecture for Accelerating ..."
Zhengbo Chen et al. (2022)
- Zhengbo Chen, Qi Yu, Fang Zheng, Feng Guo, Zuoning Chen:
DSSA: Dual-Side Sparse Systolic Array Architecture for Accelerating Convolutional Neural Network Training. ICPP 2022: 17:1-17:10
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.