"A 16-bit high-speed low-power hybrid adder."

Assem S. Hussein et al. (2016)

Details and statistics

DOI: 10.1109/ICM.2016.7847878

access: closed

type: Conference or Workshop Paper

metadata version: 2020-11-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics