Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Efficient VLSI architecture for bit plane encoder of JPEG 2000."

Kishor Sarawadekar, Swapna Banerjee (2009)

> Home

Details and statistics

DOI: 10.1109/ICIP.2009.5414216

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icip/SarawadekarB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icip/SarawadekarB09
Kishor Sarawadekar, Swapna Banerjee:
Efficient VLSI architecture for bit plane encoder of JPEG 2000. ICIP 2009: 2805-2808

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.