"A PVT Tolerant sub-mA PLL in 65nm CMOS process."

Yi Yang, Liqiong Yang, Zhuo Gao (2008)

Details and statistics

DOI: 10.1109/ICECS.2008.4675024

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics