"A 3.2-MS/s 14-Bit Extended-Range Second-Order Incremental ADC."

Abhijeet Taralkar et al. (2021)

Details and statistics

DOI: 10.1109/ICECS53924.2021.9665647

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics