"A 1.8V 6-bit 1GS/s 60mW CMOS folding/interpolation ADC using folder ..."

Junho Moon et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ICECS.2008.4674934

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/MoonKKYLS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MoonKKYLS08
Junho Moon, Heewon Kang, Daeyoon Kim, Seungjin Yeo, Dubok Lee, Minkyu Song:
A 1.8V 6-bit 1GS/s 60mW CMOS folding/interpolation ADC using folder reduction circuit and auto switching encoder. ICECS 2008: 638-641

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.