"A 40-kS/s 16-bit non-binary SAR ADC in 0.18 CMOS with noise-tunable ..."

Takaaki Ito et al. (2017)

Details and statistics

DOI: 10.1109/ICECS.2017.8292000

access: closed

type: Conference or Workshop Paper

metadata version: 2018-02-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics