"From multicore LDPC decoder implementations to FPGA decoder architectures: ..."

Yann Delomier et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ICECS.2018.8617957

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/DelomierGCJ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/DelomierGCJ18
Yann Delomier, Bertrand Le Gal, Jérémie Crenne, Christophe Jégo:
From multicore LDPC decoder implementations to FPGA decoder architectures: a case study. ICECS 2018: 89-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.