"A Transmission Line Modelling VLSI processor designed with a novel ..."

Vassilios A. Chouliaras, James A. Flint, Yibin Li (2007)

> Home

Details and statistics

DOI: 10.1109/ICECS.2007.4510995

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ChouliarasFL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ChouliarasFL07
Vassilios A. Chouliaras, James A. Flint, Yibin Li:
A Transmission Line Modelling VLSI processor designed with a novel Electronic System Level Methodology. ICECS 2007: 322-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.