"Gate oxide protection in HV CMOS/DMOS integrated circuits: Design and ..."

Robert Chebli, Mohamad Sawan, Yvon Savaria (2005)

> Home

Details and statistics

DOI: 10.1109/ICECS.2005.4633435

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ChebliSS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ChebliSS05
Robert Chebli, Mohamad Sawan, Yvon Savaria:
Gate oxide protection in HV CMOS/DMOS integrated circuits: Design and experimental results. ICECS 2005: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.