"High resolution digital-to-time converter for low jitter digital PLLs."

Anil Chawda et al. (2014)

Details and statistics

DOI: 10.1109/ICECS.2014.7049912

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics