"Low-voltage low-distortion sampling switch design in 22 nm FD-SOI CMOS ..."

Pragoti Pran Bora et al. (2017)

Details and statistics

DOI: 10.1109/ICECS.2017.8292033

access: closed

type: Conference or Workshop Paper

metadata version: 2018-02-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics