Stop the war!
Остановите войну!
for scientists:
default search action
"System Verilog model design for AGC algorithm verification in SoC."
Shuangye Zhao, Youhua Wang, Yongshuang Luo (2022)
- Shuangye Zhao, Youhua Wang, Yongshuang Luo:
System Verilog model design for AGC algorithm verification in SoC. ICCSIE 2022: 913-918
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.