"Optimality of Gauge and Degree-Sensitive VLSI Layouts of Planar Graphs."

Deepak D. Sherlekar (1990)

> Home

Details and statistics

DOI: 10.1007/3-540-53504-7_109

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icci/Sherlekar90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icci/Sherlekar90
Deepak D. Sherlekar:
Optimality of Gauge and Degree-Sensitive VLSI Layouts of Planar Graphs. ICCI 1990: 507-516

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.