"Fast error aware model for arithmetic and logic circuits."

Samy Zaynoun et al. (2012)

Details and statistics

DOI: 10.1109/ICCD.2012.6378659

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics