Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Low Area-Delay Complexity Digit-Level Parallel-In Serial-Out Multiplier ..."

Chiou-Yng Lee, Jiafeng Xie (2018)

> Home

Details and statistics

DOI: 10.1109/ICCD.2018.00037

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/LeeX18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/LeeX18
Chiou-Yng Lee, Jiafeng Xie:
Low Area-Delay Complexity Digit-Level Parallel-In Serial-Out Multiplier Over GF(2m) Based on Overlap-Free Karatsuba Algorithm. ICCD 2018: 187-194

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.