Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"Gate delay modeling for pre- and post-silicon timing related tasks for ..."
Prasanjeet Das, Sandeep K. Gupta (2013)
- Prasanjeet Das, Sandeep K. Gupta:
Gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power CMOS circuits. ICCD 2013: 227-234
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2023-09-26 07:24 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
