"A hierarchical design of high performance 8x8 bit multiplier based on ..."

Sumit R. Vaidya, Deepak R. Dandekar (2011)

Details and statistics

DOI: 10.1145/1947940.1948020

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics