default search action
"Power Optimization of 8-bit Register on Ultra Scale FPGA using Low Voltage ..."
Anupam Yadav (2021)
- Anupam Yadav:
Power Optimization of 8-bit Register on Ultra Scale FPGA using Low Voltage CMOS I/O Standard. ICCCNT 2021: 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.