"Transistor-Level Timing Analysis Using Embedded Simulation."

Pawan Kulshreshtha et al. (2000)

> Home

Details and statistics

DOI: 10.1109/ICCAD.2000.896496

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/KulshreshthaPMBY00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/KulshreshthaPMBY00
Pawan Kulshreshtha, Robert Palermo, Mohammad Mortazavi, Cyrus Bamji, Hakan Yalcin:
Transistor-Level Timing Analysis Using Embedded Simulation. ICCAD 2000: 344-348

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.