"Design and Verification for Hierarchical Power Efficiency System (HPES) ..."

Taikyeong T. Jeong, Jaemyoung Lee (2006)

> Home

Details and statistics

DOI: 10.1007/11758501_101

access: open

type: Conference or Workshop Paper

metadata version: 2018-06-26

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/iccS/JeongL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccS/JeongL06
Taikyeong T. Jeong, Jaemyoung Lee:
Design and Verification for Hierarchical Power Efficiency System (HPES) Design Techniques Using Low Power CMOS Digital Logic. International Conference on Computational Science (1) 2006: 761-768

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.