"A 32 kb/s ADPCM Codec Single-Chip LSI Based on CCITT's G.721 Standard."

Makoto Nakamura et al. (1986)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2020-07-22

- no documents available
- export record
  dblp key:
  - conf/icc/NakamuraSKOSTT86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icc/NakamuraSKOSTT86
Makoto Nakamura, Hideo Suzuki, Takashi Kamitake, Masahiko Ohnishi, Tsunetaro Saki, Takashi Totoki, Hitoshi Tsuchihashi:
A 32 kb/s ADPCM Codec Single-Chip LSI Based on CCITT's G.721 Standard. ICC 1986: 1300-1304

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.