"A 320M Pixel/S Vlsi Architecture Design of Weighted Mode Filter for 4K ..."

Bo-Hsiang Yang, Li-De Chen, Chao-Tsung Huang (2018)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2018.8461981

access: closed

type: Conference or Workshop Paper

metadata version: 2018-09-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/YangCH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/YangCH18
Bo-Hsiang Yang, Li-De Chen, Chao-Tsung Huang:
A 320M Pixel/S Vlsi Architecture Design of Weighted Mode Filter for 4K Ultra-Hd Depth Upsampling. ICASSP 2018: 1125-1129

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.