"Reducing the Interconnection Length for 3D Fault-Tolerant Processor Arrays."

Guiyuan Jiang et al. (2014)

Details and statistics

DOI: 10.1007/978-3-319-11197-1_38

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics