"Tiered-latency DRAM: A low latency and low cost DRAM architecture."

Donghyuk Lee et al. (2013)

Details and statistics

DOI: 10.1109/HPCA.2013.6522354

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics