"SAT-based reverse engineering of gate-level schematics using fault ..."

Shahrzad Keshavarz et al. (2018)

Details and statistics

DOI: 10.1109/HST.2018.8383918

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics