"Transistor-level camouflaged logic locking method for monolithic 3D IC ..."

Jaya Dofe et al. (2016)

Details and statistics

DOI: 10.1109/ASIANHOST.2016.7835570

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics