"Automatic generation of Verilog bus transactors from natural language ..."

Ian G. Harris (2012)

Details and statistics

DOI: 10.1109/HLDVT.2012.6418240

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics