"Low-Latency FIR Filter Structures Targeting FPGA Platforms."

Piero Rivera Benois et al. (2018)
a service of Schloss Dagstuhl - Leibniz Center for Informatics