Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Simultaneous Routing and Buffer Insertion for High Performance Interconnect."

John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin (1996)

> Home

Details and statistics

DOI: 10.1109/GLSV.1996.497611

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/LillisCL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/LillisCL96
John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin:
Simultaneous Routing and Buffer Insertion for High Performance Interconnect. Great Lakes Symposium on VLSI 1996: 148-153

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.