"Improved performance and yield with chip master planning design methodology."

Ali Jahanian, Morteza Saheb Zamani (2009)

> Home

Details and statistics

DOI: 10.1145/1531542.1531590

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/JahanianZ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/JahanianZ09
Ali Jahanian, Morteza Saheb Zamani:
Improved performance and yield with chip master planning design methodology. ACM Great Lakes Symposium on VLSI 2009: 185-190

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.