"A Hierarchical Approach to the Formal Verification of Embedded Systems ..."

Subhashini Balakrishnan, Sofiène Tahar (1999)

> Home

Details and statistics

DOI: 10.1109/GLSV.1999.757434

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/BalakrishnanT99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/BalakrishnanT99
Subhashini Balakrishnan, Sofiène Tahar:
A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs. Great Lakes Symposium on VLSI 1999: 284-287

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.