"Intrinsic evolvable hardware for combinatorial synthesis based on SoC+FPGA ..."

Carlos Iván Camargo Bareño et al. (2011)

> Home

Details and statistics

DOI: 10.1145/2001858.2001964

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/gecco/BarenoBNT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/BarenoBNT11
Carlos Iván Camargo Bareño, Cesar Augusto Pedraza Bonilla, Luis Fernado Niño, José Ignacio Martinez Torre:
Intrinsic evolvable hardware for combinatorial synthesis based on SoC+FPGA and GPU platforms. GECCO (Companion) 2011: 189-190

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.