Stop the war!
Остановите войну!
for scientists:
default search action
"FPGA Implementation of an Area-Time Efficient FIR Filter Core Using a ..."
J. Javier Martínez et al. (2005)
- J. Javier Martínez, F. Javier Toledo, F. Javier Garrigós, José Manuel Ferrández de Vicente:
FPGA Implementation of an Area-Time Efficient FIR Filter Core Using a Self-Clocked Approach. FPL 2005: 547-550
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.