"A dedicated DMA logic addressing a time multiplexed memory to reduce the ..."

Claudio Brunelli et al. (2008)

> Home

Details and statistics

DOI: 10.1109/FPL.2008.4629990

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/BrunelliGGN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/BrunelliGGN08
Claudio Brunelli, Fabio Garzia, Carmelo Giliberto, Jari Nurmi:
A dedicated DMA logic addressing a time multiplexed memory to reduce the effects of the system bus bottleneck. FPL 2008: 487-490

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.