"Scalable don't-care-based logic optimization and resynthesis."

Alan Mishchenko et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1508128.1508152

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/MishchenkoBJJ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/MishchenkoBJJ09
Alan Mishchenko, Robert K. Brayton, Jie-Hong Roland Jiang, Stephen Jang:
Scalable don't-care-based logic optimization and resynthesis. FPGA 2009: 151-160

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.