"A 100 MHz PLL Implemented on a 100K Gate Programmable Logic Device (Abstract)."

David Jefferson et al. (1998)

Details and statistics

DOI: 10.1145/275107.275148

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics