"A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating ..."

Sameh W. Asaad et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2145694.2145720

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/AsaadBBHKPRSTT12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/AsaadBBHKPRSTT12
Sameh W. Asaad, Ralph Bellofatto, Bernard Brezzo, Chuck Haymes, Mohit Kapur, Benjamin D. Parker, Thomas Roewer, Proshanta Saha, Todd Takken, José A. Tierno:
A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation. FPGA 2012: 153-162

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.