"Automatic Verification of Mixed-Level Logic Circuits."

F. Keith Hanna (1998)

Details and statistics

DOI: 10.1007/3-540-49519-3_10

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics