"RACER: a reconfigurable constraint-length 14 Viterbi decoder."

David Yeh, Gennady Feygin, Paul Chow (1996)

> Home

Details and statistics

DOI: 10.1109/FPGA.1996.564746

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fccm/YehFC96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/YehFC96
David Yeh, Gennady Feygin, Paul Chow:
RACER: a reconfigurable constraint-length 14 Viterbi decoder. FCCM 1996: 60-69

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.