"How Faults can be Simulated in Self-Testable VLSI Digital Circuits."

Dariusz Bojanowicz (1998)

Details and statistics

DOI: 10.1109/EURMIC.1998.711794

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics