"Layout-level design for testability rules for a CMOS cell library."

M. Rullán et al. (1993)

Details and statistics

DOI: 10.1109/EURDAC.1993.410640

access: closed

type: Conference or Workshop Paper

metadata version: 2017-09-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics