"Modeling of real bistables in VHDL."

Antonio J. Acosta et al. (1993)

Details and statistics

DOI: 10.1109/EURDAC.1993.410677

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics