"An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold ..."

Kentaro Yoshioka et al. (2012)

Details and statistics

DOI: 10.1109/ESSCIRC.2012.6341365

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics