"A 0.3μW, 7 ppm/°C CMOS Voltage reference circuit for on-chip ..."

Ken Ueno et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681876

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/UenoHAA08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/UenoHAA08
Ken Ueno, Tetsuya Hirose, Tetsuya Asai, Yoshihito Amemiya:
A 0.3μW, 7 ppm/°C CMOS Voltage reference circuit for on-chip process monitoring in analog circuits. ESSCIRC 2008: 398-401

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.