"0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme."

Toshikazu Suzuki et al. (2010)

Details and statistics

DOI: 10.1109/ESSCIRC.2010.5619716

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics