"Half VDD Clock-Swing Flip-Flop with Reduced Contention for up to 60% Power ..."

David Levacq et al. (2007)

Details and statistics

DOI: 10.1109/ESSCIRC.2007.4430277

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics