"A low jitter 2.7mW/Gbps 180Gb/s 12-lane transmitter in a 40nm CMOS technology."

Kamran Farzan et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2012.6341299

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/FarzanRMPACS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/FarzanRMPACS12
Kamran Farzan, Mehrdad Ramezani, Angus McLaren, Roman Pahuta, Nadeesha Amarasinghe, David Cassan, Saman Sadr:
A low jitter 2.7mW/Gbps 180Gb/s 12-lane transmitter in a 40nm CMOS technology. ESSCIRC 2012: 225-228

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.