"Fully integrated, high performance triple SD PLL (2.2Ghz to 4.4Ghz) with ..."

Stefano Cipriani et al. (2008)

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681868

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics